




-15 F





XEROX Project	CP Clocks & Buffered X-bus	File	Designer	Rev	Date	Page
<i>SDD</i> Dandelie		Option01.sil	Garner	С	7/30/80	01



XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	CP Interfacé	Option02.sil	Garner	С	7/30/80	02
والمراجع والمناطقة والمناطقة والمناطقة	With Market	checkien and diving single district - for	- Apple A. For the	Provide Managery		Alexander Care	21.74 Th 300







## States

### Outputs

o Off unused

RdLastWrd

Skip (wait for no Carrier) Idle (wait for PktInMode)

Post Status

RcvMode InAttn

ReadLastWord 5

RcvMode InAttn RdLastWrd

6


RcvMode Purge

Purge PktinMode

RcvMode

Loopback: skip & Idle until PktOutMode true ~Loopback: remain off if PktOutMode true Remain in PktinMode if (PktinMode OR ~ Empty)


,									
	XEROX	Project		File	Designer	Rev	Date	Page	ı
	SDD	Dandelion	Receive Data/States	Option03.sil	Garner	С	7/30/80	03	ĺ
	THE PERSON NAMED IN COLUMN 1	CONTRACTOR OF THE PARTY OF THE							L




#### **EndTrn**


- O EndWithCRC = ~Loopback AND LastByte 1 EndWithoutCRC = (Loopback AND LastByte) OR RcvMode
- 2 EndWithJam = T.UnderRun OR TrnCollision
- 3 unusea


LastByte = LastTWrd AND (TC.O XOR OddLength)
T.UnderRun = T.UnderRun OR UnderRun
T.PktComing = T.PktComing OR RcvMode







XEROX	Project Dandelion	Transmit Data/States	File Option04.sil	Designer Garner	Rev C	Date 7/30/80	Page 04	
particular particular super super su	<b>元代でであるま</b> か	STATE OF THE PROPERTY OF	NO ANIMA	A STATE OF THE STA		Park Constitution of	2005.00V	ļ









1								
	XEROX	Project	•	File	Designer	Rev	Date	Page
	SDD	Dandelion	Transmit Counters	Option05.sil	Garner	С	7/30/80	05
	The state of the s	Andreas and the	THE RESERVE ASSESSMENT OF THE PROPERTY OF THE	The state of the s	The region of the Control of Spirites			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1





	XEROX	Project	Duffer Oral LOOK	File		Rev	Date	Page	
ı	SDD	Dandelion	Buffer Control & Status	Option06.sil	Garner	C	7/30/80	06	ı
1	الما على هدر عمر المدين	Her graphs .	さらかないことから 一般できないないできない でんだい できょう	Sec. 30-5-1	Agricultural Completion of the		STATE AND DESCRIPTION	-	4





	,						
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Half Duplex Buffer	Option07.sil	Garner	С	7/30/80	07
The Committee of the	Salah ing has	while was a few months of the same	ciante at in	major province in the grant of		Control of the same of	Property and

















XEROX	Project		File	Designer	Rev	Date	Page	l
SDD	Dandelion	LSEP Wakeup Logic	Option20.sil	Jarvis	C.	7/30/80	20	
Charles Williams Area	All Property and the Control of the	The state of the s		Control of Arthresis As All the Control of the Cont	٠	87 - A 16-16	Contract of productions of the contract of	١.








Reclocking the data avoids glitches at word boundaries

XEROX	Project		File	Designer	Rev	Date	Page
SDD	LSEP	LSEP Shifters	Option21.sil	Jarvis	С	7/30/80	21
Carles Server	Children Tibre	A Charles Toront & graph of Landay to the same	1000	Charles of and all the adjustments		l	











			,				
XEROX	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	LSEP Printer Connector	sOption22.sil	Jarvis	С	7/30/80	
MORTH WAT CALLED	יין אָנעל פון פום איי	THE LIGHT CONTRACTOR OF THE PARTY OF THE PAR	27.2004	of contribute the state		The Aspertment of the Control of	




vcc


	XEROX	Project	Reference	File	Designer	Rev	Date	Page
	SDD	Dandelion	LSEP Terminators	pOption22.sil	Jarvis	С	7/8/80	22
L								


<u>High</u>







#### Baud-rate generator






ſ	XEROX	Project	LCED Control and Status	File	Designer	Rev	Date	Page	
۱	SDD	Dandelion	LSEP Control and Status	Option23.sil	Jarvis	С	7/30/80	23	
	CHARLES TO ME	** *****	Company of the state of the sta	- 120 mark 120 m	****		140.00	er and the state	<b>3</b>








XEROX	Project	RS-232-C Interface	File	Designer	Rev	Date	Page
SDD	Dandelion	Z80-SIO/2, 8085 Converter	Option30.sil	K.Yamanaka	С	7/30/80	30
Charles of the Principle of the	No. of Concession, Name of Street, or other party of the Concession, Name of Street, or other party of the Concession, Name of	State of the state	No. of the last of	CHAPTERS AND THE AND		The party of the order to	





٠.			•			 	
	XEROX SDD	Project Dandelion	RS366 Control & Status Diag Loop-Back MPX	File Option31.sil	Designer K.Yamanaka	Date 7/30/80	Page 31
ļ.,		A CONTRACTOR OF THE PARTY OF TH	The sale transmitted to the	Post-recorded to the second	The same of the sa	 The production of the Control of	and the state of the state of















	TrimPlat	
1	I Adj Cap	16
2	8-50 pF	15
3		14
4	·	13
5		12
6	68 pF	11
7	.001 uF	10
8	10 pF	9
	11	

XEROX P	Project		File	Designer	Rev	Date	Page
SDD	Dandelion	Ethernet PLATs	Option50.sily	Garner	Α	6/22/80	50



\* These components will be put into a 16 pin resistor package.

The amplifier (10116) and VCO (MC1658) chips get filtered +5 volt power.

#### PC Board Considerations:


5

- TTL signals should only touch the periphery of this circuit. TTL-ECL conversion (resistor dividers) should be at edge of circuit as well as ECL-TTL translator (26LS32).
- There should be a ground plane providing at least 75% coverage of the board. Particular care should be take with the filter, amplifler, and VCO components enclosed by the heavy black line.
- 4. +5 volt power supply should have low impedance to ground plane at each chip. This can be acomplished by a separate +5 volt ground plane (or grid) or bypassing of the +5 supply at each chip. Power supply bypass capacitors should have short leads and have a low inductance (less than 30 nH) path between +5 volts and the ground plane.
- 4. Discrete components should be located next to the iC chip with which they are associated.
- 5. VCO timing and bypass capacitors should be located as close to the chip (MC 1658) as possible.
- Use of SIP's (single inline package) for terminators may ease layout problems due to many nets converging on a single terminator package. (Might use 4 SIPs Instead of 2 DIPs)
- It is OK to rearrange gates, filp-flops, & amplifiers within a given iC package, but do not trade from one
  package to another. Circuit operation depends on matching of sections within a package.
- 8. Component variations in the MC1658 VCO make it necessary to adjust the capacitance of the timing capacitor on each unit. Units examined so far require a range from 77 pF to 95 pF. C1 + C2 (NPO temperature coefficient) and the adjustable capacitor must span a range of approximately 35 pF. The sum of C1 and C2 in parallel is used to center the trimmer in the middle of the necessary adjustment range. This is done at design time when the PC board is available. Two capacitor positions are available to permit using two capacitors to get the desired value.

### Adjustment


Adjustment is performed by connecting a 10 MHz input to the decoder and measuring the DC voltage between points T1 and T2. The board should be at room temperature and have power applied for at least 20 to 30 seconds before making the adjustment. The power supply voltage should be 5.0 volts + or - 100 mV and + 12 V + or - 25V. The adjustable capacitor is adjusted to set the voltage between points T1 and T2 to 10 mV or less. Measurement should be done with a DC voltmeter with 20,000 ohms/volt or greater input impedance. The data line should be checked to verify that it is in a stable 0 or 1 state and the carrier signal verified to be in a constant 1 state once the adjustment is made.

XEROX	Project	Title	File	Designer	Rev	Date	Page
SDD	EN	PLL Receiver Layout	Option51.sily	Crane	С	6/24/80	51



\* TTLTransmit and TTLTransmit' are the true and complement outputs of the final 74S74 flip-flop in the phase encoder.

#### **Block Diagram**




until the phase locked loop has acquired lock and the receive data stream contains valid data.

## Interface Timing

- preRClock' has a 40% to 60% duty cycle. It free runs at about 7.2 MHz. With the test generator and 5000 feet of cable, a bit cell can be shortened by as much as 20 nS. This results in a clock period jitter ranging from 83 nS to 122 nS. Logic design must work with a 75 nS minimum clock period.
- The collision signal is a TTL version of the differential signal which has passed through the line compensation and envelope threshold circuits.
- 3. The TTLTransmit signals are routed to the transceiver interface unless loopback is asserted in which case it goes to the phase decodes.
- 4. When Loopback' = 1, the multiplexer sends TTLTransmit to the transceiver and it sends the receive signal from the transceiver to the phase decoder. When Loopback' = 0, a logic 0 is sent to the transceiver and the TTLTransmit signal is sent to the phase decoder.
- 5. The 26LS32 can sink up to 8 mA in the logic low state. The 74S04 can sink up to 20 mA in the logic low state.
- 6. The differential signal, Transmit, has a differential voltage of .8 volt peak and a common mode voltage of 3.7 V above ground.
- 7. The differential receiver circuits for collision and receive require signals of at least .4 volt peak differential amplitude and a common mode voltage between 0 and +5 volts. None of the inputs to the line receiver circuits should fall outside the range of -.5 V to + 5.5 V.
- 8. The line receivers can withstand up to .1 volt noise on the differential signal leads. This is accomplished by the introduction of an offset voltage at the input of the line receiver when the circuit is in the quiescent state. This offset is removed if a signal larger than 300 mV present at the input to the receiver. The offset will not return until 200 to 300 nS after the last high-low transition on the given signal pair. The offset will also return if there are no signals larger than .12 volt peak present on the line.
- 9. The phase locked loop in the phase decoder takes up to 16 bit times to acquire lock (typically 5).
- 10. Power .7 A @ +5 volts, 2mA for Interface and .5A for transceiver at +12 volts Both supply tolerances are + or 5%.


#### Interface Specifications

XEROX	Project	Analog Electronics Block	File	Designer	Rev	Date	Page
SDD	EN	Diagram & Specs.	Option52.sily	Crane	С	6/23/80	52




Time delays are from data book typicals & maximums. The number of significant digits is not an indication of accuracy.

XEROX	Project	Receive Timing	File	Designer	Rev	Date	Page
SDD	EN	Start of Packet	Option53.sily	Crane	С	6/24/80	53



Time delays are sums of typicals and maximums from data books. The number of significant digits is not an indication of accuracy.

XEROX	Project	Receive Timing	File	Designer	Rev	Date	Page
SDD	EN	End of Packet	Option54.sily	Crane	Α	6/24/80	54



Natural Frequency Wn = 
$$\sqrt{\frac{\text{Ko Kd A}}{\text{t1 + t2}}}$$
 = 7.9 MHz if Amplifier were linear for pulses A = 1 since amplifier saturates. Thus Wn = about 1 MHz.

Damping Factor D =  $\frac{\text{Wn}}{2}$  = about 6.28, but amplifier is not saturated when pulses are gone so this is not exactly correct either.

$$t1 = 10^{-6}$$
 seconds

$$t2 = 2 \times 10^{-6}$$
 seconds

## **Circuit Operation**

The figure above identifies the key parts of the phase locked loop. The details of the phase detector are not important here except for the outputs p and o. With no signal input, p has a 50% duty cycle and o is always low. When a signal appears, but is not yet locked, both p and o have duty cycles averaging 25% over many cycles. This produces a zero net input to the amplifier and VCO. The VCO is tuned such that this voltage causes the VCO to run near 10 MHz. Assuming that the input signal is at 10MHz, the PLL will be well within its lock range. In the locked state, if the input signal advances in phase, the o signal will become wider and the p signal will get shorter causing a net positive voltage over the cycle. This causes the VCO to increase in frequency and catch up. The loop filter provides some attenuation of quick phase shifts, but most importantly it, combined with the high amplifier gain, centers the local clock (VCO) at 90 degrees with respect to the incoming signal. Note that in the locked state, both p and o have a 25% duty cycle in every cycle rather than 25% averaged over many cycles.

#### Parts Selection & Design Comments


The key linear components of the phase locked loop, the amplifier and VCO, were selected to be readily available and operate from a + 5 volt supply. · · · The Motorola MC10116-amplifier and MC1658 VCO were selected.

The combination of these two components with the diode level shifter provides a constant output frequency for a given differential input in the face of varying power supply voltage and temperature. It is important that the amplifier (MC10116) not have power supply compensation like the Fairchild 10K logic series. Motorola or Signetics parts should be used. The Fairchild part should NOT be used.

Limited linear range of amplifier (.8 volts peak-peak) requires that textbook equations have correction factors added. Some analysis and experimentation have resulted in the above circuit configuration. In particular, the typical integrator configuration works poorly because the amplifier saturates and fails to charge the integrator capacitor.

Because the pulses from the phase detector pass directly to the VCO, typical lock time of this circuit is very short. These pulses at the VCO are also the reason for the 40% to 60% duty cycle of the clock waveform.

XEROX	Project	Phase Locked Loop (PLL)	File	Designer	Rev	Date	Page
SDD	EN	Details	Option55.sily	Crane	С	6/24/80	55



X Bus

Signals from LSEP connector are in the large font.


#### Control Register Functions:

- 1. disable wakeup (level)
- 2. clear buffer (level)
- 3. test mode (level)
- 4. end of line (pulse)
- 5. clear errors (pulse)
- 6. step (test mode clock)

#### Status Register:

- 1. data overrun
- 2. buffer loadable (0 = >A, 1 = >B)
- 3. VideoData

XEROX	Project	Reference	File	Designer	Rev	Date	Page
SDD	Dandelion	LSEP Block Diagram	Option80.sily	Jarvis	С	3/11/80	80



## RS232C Loop Back Plug (Plug1)

From	OutPut Signal Name		То	Input Signal name	
P2-2	Transmitted Data (DC	E source)	P2-3	Received Data	(DCE input)
P2-4	Request to Send		P2-5	Clear to Send	
.P2-4	Request to Send		P2-8	Receive Line Signal detector	
P2-19	Secondary Request to Send		P2-12	Secondary Received Line Signal [	Detector
P2-14	Secondary Transmitted Data (DC	E source)	P2-16	Secondary Received Data	(DCE Input)
P2-19	Secondary Request to Send		P2-13	Secondary Clear to Send	
P2-20	Data Terminal Ready		P2-6	Data Set Ready	

Unused Signals:

P2-15

Transmittion Signal Element Timing Receiver Signal Element Timing Ring Indicator Transmit Signal Element Timing

(DCE source) (DCE source)

P2-17 P2-22 P2-24


(DTE source)

RS366 Loop Back/LSEP Plug (Plug2)

From	OutPut Signal Name	То	Input Signal name
P3-14	Number Bit1 (RS366)	P3-6	Power Indication (RS366)
F3-14	Command! (LSEP)	P3-10	Status! (LSEP)
P3-15	Number Bit2 (RS366)	P3-3	Abondon Call & Retry (RS366)
F3-13	Command'! (LSEP)	P3-11	Status'! (LSEP)
P3-16	Number Bit4	P3-13	Call origination Status
P3-17	Number Bit8	P3-5	Present Next Digit
P3-2	Digit Present	· P3-22	Data Line Occupied

**Unused Signal** 


P3-4 **Call Request** 



XEROX Dandelion Int/Ext Cable Connector Operation Interview Connector	File	Designer	Rev	Date	Page
	Option91.sily	K.Yamanaka	C	7/11/80	91


# Loop Back Plug (Plug3)

From	Signal Name (OUTPUT)	to	Signal Name (INPUT)
2 (152)	PrimTData'	3 (153)	PrimRData'
4 (154)	PrimRTS	5 (155)	PrimCTS
4 (154)	PrimRTS	8 (158)	PrimLineDet
25 (175)	SecndRTS	12 (162)	SecndLineDet
20 (170)	SecndTData'	22 (172)	SecndRData'
25 (175)	SecndRTS	13 (163)	SecndCTS
26 (176)	DTReady	6 (156)	DataSetRdy
15 (165)	NB1'	18 (168)	PWI
34 (184)	NB2'	29 (179)	ACR
33 (183)	NB4'	· 16 (166)	cos
32 (182)	NB8'	19 (169)	PND
28 (178)	CRQ	9 (159)	Ringind (RS232C Signal)
30 (180)	DPR	37 (187)	DLO .



VEDOV	Project	Title	File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	Loop-Back Plug (2)	Option92.sily	K.Yamanaka	С	7/8/80	92

From	Signal Name at P1		То	RS232C/RS366 Interface Signal Nan	18
24			P1-27		
36			P1-35		
1 (151)	GND		P2-1	Protective Ground	
2 (152)	PrimTData'		P2-2	Transmitted Data	(DCE source)
3 (153)	PrimRData'		P2-3	Received Data	(DCE input)
4 (154)	PrimRTS		. P2-4	Request to Send	
5 (155)	PrimCTS		P2-5	· Clear to Send :	
6 (156)	DataSetRdy		P2-6	Data Set Ready	
7 (157)	GND		P2-7	Signal Ground	
8 (158)	PrimLineDet		P2-8	Receive Line Signal detector	
9 (159)	Ringind		P2-22	Ring indicator,	
10 (160)			P2-11		
11 (161)	Spare (d	Option)	P2-24	Transmit Signal Element Timing	(DTE source)
12 (162)	SecndLineDet		P2-12	Secondary Received Line Signal Dete	ctor
13 (163)	SecondCTS		P2-13	Secondary Clear to Send	
20 (170)	SecndTData'		P2-14	Secondary Transmitted Data	(DCE source)
21 (171)	DCETxCik		P2-15	Transmittion Signal Element Timing	(DCE source)
22 (172)	SecndRData'		P2-16	Secondary Received Data	(DCE Input)
23 (173)	DCERxCik		P2-17	Receiver Signal Element Timing	(DCE source)
25 (175)	SecndRT <b>S</b>		P2-19	Secondary Request To Send	
26 (176)	DTReady ·		P2-20	Data Terminai Ready	
31 (181)	Spare				
28 (178)	CRQ	1	P3-4	Call Réquest '	
29 (179)	ACR		P3-3	Abondon Call & Retry	
30 (180)	DPR :		P3-2	Digit Present	
14 (164)	GND		P3-1	Frame Ground	
15 (165)	NB1'		P3-14	Number Bit1	
16 (166)	cos		P3-13	Call origination Status	
17 (167)	GND		P3-7	Signal Ground	
18 (168)	PWI		P3-6	Power indication	
19 (169)	PND .		P3-5	Present Next Digit	
32 (182)	NB8'		P3-17	Number Bit8	
33 (183)	NB4'		P3-16	Number Bit4	
34 (184)	NB2'		P3-15	Number Bit2	
37 (187)	DLO		P3-22	Data Line Occupied	



Note: For P2 and P3, Cannon or Cinch type DB-19604-432(male) associated with Cinch type DB-521226-1 HOOD. Note: Use 24 AWG Stranded, Non twisted paire wire for fabrication.

VEDOV	Project	Title	File	Designer	Rev	Date	Page
XEROX SDD	Dandelion	Cable Connection	Option93.sily	K.Yamanaka	С	5/23/80	93

#### Rev A (5/28/80)

Created

#### Rev B (6/27/80)

Add Power supply section of Z80-SIO/2 (m8p).

Add inverter d14d.

Signal name change from PrCTS' to SecCTS'.

Signal name change from SecCTS' to PrCTS'.

Move signal "DataTermRdy" of Z80-SIO/2 from pin16 to pin 25.

Change IC SN74LS257 to SN74LS157

Change IC from SN7437N to SN7438N

SIOHigh1 is pull-up ed by 1k ohm.

XEROX SDD	Project	Title	File	Designer	Rev	Date	Page
	Dandelion	RS232 Change History	Option94.sily	K.Yamanaka	С	6/27/80	94

٦,	1 10 101 110		30	40		50 51	60	70	80	90	100
	•				H					•	200
	a	b	LSE C	<i>P</i> d	П	ETHERNET e	f	g	h	i	
	S02 <sup>@</sup> pWait,pAlwys	3314	3241	S241	11	S240	S374	S299	\$225		
	ElData,		BufX[0-7]	BufX[8-15]	11	EStat[0-7]	ElData(0-7]	TData[0-7]	Buf(0-3]		
18	LS74 Load,Want	S51 Req,ShiOut	LS165 BufA[0-7]	LS165 BufA[8-15]	П	S240 EStat[8-15]	\$374 EiData(8-151	S299 TData[8-15]	\$225 Buf[4-7]	S374 AlwaysCli	@
17	LS74	LS74	LS165	LS165	11	LS175	LS374	LS374	S225	LS175	
	Swap,Data	Line, Ref	BufB[0-7]	BufB(8-15]	$\  \ $	EICti	EOData[0-7]	RHold[0-7]	Buf(8-11	] StatusHold	/ <sup>2</sup> ·
16	L\$163 VWord		LS04 POD,PCtI,EWr EICtI,EOCt,EO			LS175 EOCII	LS374 EOData[8-15]	LS374 RHold(8-151	\$225 Buf[12-1	LS175	
	LS32 @		LS02 @	LS32	11	S00	<u> </u>	\$299	<del></del>		لــــــ ز
15	,TRd, TWr,		Cir,Need,	Wr', Rd', CikLp, CirBu <u>f</u> '		EIData,EOData EICtl+,EOCtl+	S51 WrBuf', Attn		S6- RdB		
14		LS273 LS04 dmaA,B,Int, lorQ,CE,CD		LS245 BaudByte		S10 LSEP Qual	S10 LdRHold.H, L LdRStatus	SO4 @ RCO,atn,EID, ,alwys	[ [31/3	LS175 RClock	@
13		LS245	LS240	LS245	1	LS74 TickElapsed,	LS163	S00 @ PPkI,RC = 15	, 190455	LS374	$\dashv$
	<u> </u>	SIOData	RS366 Stat	LSEPByte		OverRun	RevCnt	BDs.3	' RcvProm	RSync	끢
12	1825: LSEP B Rate Go	aud	1 1	c 251 SEP UART		F93453 TrnProm	S10 PreamDe	7',   1rn	3163 g Cnt	h S51 PktinMode' TRCik'	
•			:			,	TrnCnt =	7'			<u>}</u>
11.			LS10 <sup>@</sup> SIOCE,CD',		П	S175 TrnState	\$374 Tsync	F93453 TrnEndProm	LS163 WaitB	LS163	
7		}	S37 <sup>@</sup> SIOCIk' SIOHIgh	LS00 IOPReset' BA', IORO,		S10 TrnMode, TrnInIt,	S374 Tclock		LS39	93 LS00	l ) 3 <i>4,</i>
~	LS157	LS157	LS157	SIOBA LS157		c4'	Soo @	502	LS04	@ S253	
9	LoopBack	LoopBack	LoopBack	LoopBack		Snd,SetCRC, PhG,	POM,TrnCRC, c7,	StTrn,Under, rsc,SetCRC	Fuil,Car,E TC = 15,		
		a   m8	b	С		l i	9	f	g	h	Γ
8			1	0-SIO/2 232 Serial		\$30 c5'	S260 c1,Good		6' 6'	\$260 c2,c3	
ſ											L
7				LS74 Ring, Coil		LS244 Testability	\$86 PhE,0x,1x,3x	\$86 . 4x,6x,7x,9x,	\$86 10x, 11x		
6			•			K1114A	LS273	LS273	15x, 21x LS273		-
ŀ	l			···		20 MHz	CRC[0-7]	CRC[8-15]	CRC[16-2		17-
5					1	S74  Trn, pTClock	LevelPlat		S04 TCIk, c32,R RcIkSh	TBIt, BBit,	
4	PLAT16 LSEPTerm2		N75 188 RS232 Drv			MC231 RS, Car	MC231 SerDI, DIL	MC102 DI, Transmit	26LS32 Coli, RBit'		1
3	PLAT16		N75188 RS232 Drv	N75188 RS366 Drv		FilterPlat	MC103	MC102	Car, pRCIk MiscPlat	CollPlat	-
2 MC124			N75189	N75189		MC116	dr, rbe',Lp VCOPlat	p, o 500 ohm	500 ohm	RcvPlat	-
-	LSEP: Comm, Data MC125		RS366 Rcv	RS232 Rcv		T ppp,Amp,	·	ENTerm1	ENTerm2		_
1	LSEP: Clk, Sync, Stat		N75189 RS366 Rcv	N75189 RS232 Rcv		⊥MC1658 T vco	TrimPlat	MC115 RComp,RcvE, CComp,ZCom	MC116 TrnE,Rcv Trn+		
DII	a	b	С	d·	1	е	f	g	h	i o TTL In Box!!	
1		I.	/O Connect	or Area (To	p)	1/0	) Connecto	r A rea (Bo	ttom)		
	ROX Project Dande	0	ons Card La	ayout (Stic	hw	eld) File	otion99.sily	Designer Jarvis/Yam	Garner, anaka	Rev Date C 20 Jul	v 8

Xerox Corporation **XEROX** 701 South Aviation Boulevard Ei Segundo, California 90245 Drawing No. Rev. MATERIAL LIST Rev. **Drawing Title** Preliminary These drawings and specifications, and the data contained therein, are the exclusive property C **Dandelion Options Card Parts List** of Xerox Corporation and or Rank Xerox, Ltd. Dwg. issued in strict confidence and shall not, without No. the prior written permissiOn of Xerox Corporation Rank Xerox,Ltd., be reproduced, copied or [Iris]<Workstation>Options>OPTParts-C.dm used for any purpose whatsoever, burp, execpt the manufacture of articles for Xerox Corporation or Rank Xerox, Ltd. Model No. Date 31 July 80 4 Of item No. **Drawing Title** Drawing No. No. Req. Remarks 733W00318 SN74S00 3 Integrated Circuit SN74S02 733W01643 3 733W00319 2 SN74S04 ML 733W01611 SN74S08 1 SN74S10 733W01606 4 733W01645 2 SN74S30 733W02136 SN74S37 1 SN74S51 733W01621 3 733W01620 2 SN74S64 733W01771 1 SN74S74 733W01648 SN74S86 4 733W01630 SN74S175 1 733W01533 TI FIFO SN74S225 4 SN74S240 733W01633 2 SN74S241 733W01634 2 733W01636 SN74S253 1 733W00321 2 SN74S260 SN74S299 733W01668 3 733W01640 6 SN74S374

733W01671

733W01672

733W01761

733W01705

733W01675

733W01745

733W01770

733W01642

733W01674

2

3

1

2

5

4

5

7

4

SN74LS00

SN74LS04

SN74LS10 SN74LS32--

**SN74LS74** 

SN74LS157

SN74LS163

SN74LS175

SN74LS165

Integrated Circuit

# XEROX

	gundo, Callí TERIAL L		90245				ML	Drawing No.		Rev.			
Rev. C Dwg. No.	Drawing T Danc	itte delion	Options Ca	rd Parts List		These drawings and specifications, and the data contained therein, are the exclusive property of Xerox Corporation and or Rank Xerox, Ltd. issued in strict confidence and shall not, without the prior written permission of Xerox Corporation Rank Xerox, Ltd., be reproduced, copied or used for any purpose whatsoever, burp, execpt the manufacture of articles for Xerox Corporation or Rank Xerox, Ltd.							
					Ī	Model No.	Date	July 80	Sheet 2 or				
	item No.		Drawing	Titie		Drawing No.	No. Req.	Remar					
		Integra	eted Circuit	LS240		733W01625	1						
				LS244		733W01626	1						
ML				LS245		733W01740	3						
				LS273		733W01624	5						
				LS374		733W01698	5						
				LS393		733W01663	1						
							ļ ·						
			<u> </u>	Am26LS32	~		1						
				F93453		733W01544	3	1Kx4 60n5	·				
	<u></u>		,	i8251A		733W0 i 600	1						
				i8253-5		733W02225	1						
•				Z80-SIO/2			1						
				SN75188		733W01911	3						
				SN75189	· · · · · · · · · · · · · · · · · · ·	733W00098	4						
				MC1658			1	No power su	pply comp	ensation			
			•	MC10102	<del></del>	733W01680	2	Motorola,	Plessey??	<del></del> -			
				MC10103		733W01782	1		ARCO NO.				
				MC10115			1						
				MC10116			2	Mortorola or (Not Fairchil of its power	dbecause				
				MC10124		733W01682	1			<del>/</del>			
				MC10125	**************************************	733W01685	1						
		Integra	ated Circuit ·	MC10231		733W01734	2						
					<del></del>					·			

## **XEROX**

İ		Drawing No.	Rev.
	ML		C

MATERIAL LIST Rev. **Drawing Title** 

C

**Dandelion Options Card Parts List** 

These drawings and specifications, and the data contained therein, are the exclusive property of Xerox Corporation and or Rank Xerox, Ltd. Issued in strict confidence and shall not, without the prior written permission of Xerox Corporation Rank Xerox, Ltd., be reproduced, copied or

used for any purpose whatsoever, except the manufacture of articles for Xerox Corporation or Rank Xerox, Ltd.

[Iris]<Workstation>Options>OPTParts-C.dm

Model No. Date Sheet

		, , , , , , , , , , , , , , , , , , ,	Model No.	Date 8 J	Sheet 3 OI	eet Bor 4		
item No.	Drawing Tit	le	Drawing No.	No. Req.	Rema	rks		
	Resistor 1/4 watt 5%	, 36 ohm	703W28788	· 6				
		68 ohm	·	4	•			
		110 ohm	703W29988	1				
		220 ohm	703W30688	5	•			
		240 ohm	703W30788	5				
		300 ohm	703W30988	1				
		510 ohm	703W31588 <sup>:</sup>	3	·			
		680 ohm	703W31888	. 2				
		1K ohm	703W32288	10	4			
		1.3K ohm	703W32588	3				
		2.0K ohm	703W32988 .	1				
		3.9K ohm	703W33688	1			·	
	·	10K ohm	703W34688	1			<del></del>	
	Resistor 1/4 watt 5%	15K ohm	703W35088	2				
	Resistor 1/4 watt 1% n	netal film 301 ohm	703W15206	4				
		475 ohm	703W17106	4	•			
	****	931 ohm	703W19906	1	· · · · · · · · · · · · · · · · · · ·			
		1130 ohm	703W20706	1				
	Resistor 1/4 watt 1% m		703W21306	4				
,	The state of the s							
	Resistor Network 5% 15 pulldowns	510 ohms		2	AB 316A5	1177		
	Diode	··· 1N4148	707W00273	1				
	Fuse	10A slow blow	708W11402	1				
	Inductor	4.7 uH .55 ohm D0		1	Nytronics	SWD 4.7		
		-						
	20 MHz oscillator	K1114A		1				
	<u>,                                      </u>					•		

x Corporation	on on Boulevard			•		XE	ROX	
gundo, Califo TERIAL L	fornia 90245	· .		A	ML	Drawing No.	R	ev.
Ει	wing Title  Dandelion Options Card Parts List  Ethernet Phase Decoder  [Iris] <workstation>Options&gt;OPTParts-C.dm</workstation>			These drawing contained ther of Xerox Corpo issued in strict the prior writte tion Rank Xero used for any pmanufacture o or Rank Xerox.	operty x,Ltd. t, without corpora- opied or ept the	Pérmina		
				Modei No.		July 80	Sheet 4 Of	4
Item No.		Drawing Title		Drawing No.	No. Req.	Remark	<del></del>	
	Capacitor	6V, tantalum electrolytic		<b>P</b>	1	Across 5V	,	
		Al Foil Electrolytic, 50 uF	:	702W14201	2		***	-
		50V, Ceramic, .1 uF -20 -	+ 80%	702W05218	~50			
	Capacitor	25V <sub>-</sub> + 30ppm NPO, 62p	F + 5	%	1			-
	Capacitor, Adjustable 8.5-50 pF, 650 ppm					JFD # MT5	50	-
	Capacitor, 2	25V, + 30 ppm NPO 4.7 pF_	+ 10	%	2	·		-
		10 pF	+ 10	%	1		<del></del>	-
		68 pF_	+ 10	% 702W01191	5		ψ.	
		270 pE	+ 10	% 702W01891	2	<u> </u>		
	,	<del></del>		% 702W02591	2			
	Capacitor, 2	25V, + 30 ppm NPO .002 uE		1	2			
	·	•			<u> </u>			
			<del></del>					
					<u> </u>	<u> </u>	<del></del>	
	15 Pin F	Female D series connector			1	AMP 20	 6914-1	
					,			
				,				
		•						<del>.</del>
			·					
					•			
			i					